Abstract.-Timing verification of digital CMOS circuits is a key point in the design process. In this contribution we present the extension to gates of the Inertial and Degradation Delay Model for logic timing simulation which is able to take account of the propagation of arbitrarily narrow pulses. As a result, the model is ready to be applied to the simulation and verification of complex circuits. Simulation results show an accuracy similar to HSPICE and greatly improved precision over conventional delay models.
INTRODUCTION
As digital circuits become larger and faster, better analysis tools are required in order to achieve a successful design process. Simulation of larger circuits is aided by the evolution of computer systems which performance has been evolving quickly for years. In the field of logic simulation of digital CMOS circuits, delay models exist that take into account most issues affecting accuracy [I .2,3,4]: low voltage, submicron and deep submicron devices, transition waveform, etc. There are also dynamic effects, the most important being the socalled i n p t collisions [ 5 ] , which happens when two or more input signals change almost simultaneously. The type of input collision that more notably affects the behavior of digital circuits are the glitch collisions, or those that may cause narrow pulses or glitches. This is also strongly related to the modeling of the inertial effect [6] which determines when a glitch is filtered. In previous papers [7, 8.91 we have presented a very accurate model for the CMOS inverter that handles the generation and propagation of glitches. which makes an important headway in logic timing simulation. This model is called Iriertial and Degradation Delay Model (IDDM) .
In the present paper we extent the model to simple gates (<N>AND, <N>OR) from the viewpoint of a gate-level modeling, looking for an external characterization suited to the simulation of circuit made out of standard cell. In Sect. 2 we summarize the basic aspects of the IDDM. In Sect. Fig. 1 . Quantification of delay degradation: a) degradation due to a narrow pulse, b) degradation due to a glitch collision. make the extension to gates, studying the types of glitch collisions and defining the IDDM at the gate level. To verify the accuracy of the model a 4x4 multiplier is simulated using the model in Sect. 4 . Finally. we derive some conclusions.
INERTIAL AND DEGRADATION DELAY MODEL (IDDM)
The degradation effect consists in the reduction of the propagation delay of an input transition to a gate, when this input transition takes place close in time to a previous input transition. This effect includes the propagation of narrow pulses and fast pulse trains, and the delay produced by glitch collisions. This reduction in the delay can be expressed with an attenuating factor applied to the normalpropagation delay, t p O , which is the delay for a single, isolated transition without taking account of the degradation effect:
where Tis the time elapsed since the last output transition, and determines how much degradation applies to the current transition, and T o and z are the degradation parameters, which are determined by fitting to electrical simulation data. For a given input transition, degradation will depend on the value of T, which express the internal state of the gate caused by previous transitions when a new transition arrives (Fig. 1) 
INERTIAL AND DEGRADATION DELAY MODEL AT THE GATE LEVEL
In this section we will extent the IDDM to simple gates (<N>AND, <N>OR) by performing three steps:
1. Reformulate 
Type '
A gives the value of z when C, = 0 , and is strongly related to the gate's internal output capacitance: B depends on the geometry (or equivalent geometry) of the gate and C is related to some "effective" gate threshold. A single value of A, B and C will be calculated for each glitch collision.
In a simple gate we can distinguish between two types of glitch collisions, depending on how and to which values in'puts change. In the following we will consider the NAND gate case since a similar discussion can be applied to the NOR gate and the non-inverting AND, OR gates. We use collision4 to refer to type-I collisions with i-th input changing, and collision-ij to refer to a type-' collision with input i-th changing after input j-th. In Table 1 we have summarized the properties of both types of collisions for NOR and NAND gates.
The total number of collisions for a n-input gate including type-I and type-' is 12 + n2 = ~( 1 2 + 1 ) . Any of such collisions may be studied like an inverter under a narrow pulse input. Equations (1) and (3) can be applied to each case and a particular set of (A, B, C) parameters obtained for each collision. Thus, a n-input gate has 3n(rz + 1 ) degradation parameters. This is the IDDM exhaustive model. In Table 2 ing on the gate.
IDDM simplified model
To obtain the whole set of parameter for a gate we use a char- Table 3 for a single value. This way, each matrix in Table 3 is reduced to a single column, which can be written like a vector. The resulting simplified set of parameter for NOR4 and NAND4 gates of the previous example are shown in Table 4 . The number of glitch collisions that we need to take into account is reduced to 2 n . 
SIMULATION RESULTS
3'220 3.203 3'177 3.157 ~ Figure 2 shows a 4x4 bit multiplier circuit, whose simulation results will serve to verify The IDDM. The circuit has been de-2.902 2.907 2.752 2.749 2.742 2.706 2.678 2.681 acterization process which consists of two tasks:
1. Obtain t vs. T curves (see eq. 1) using an electrical simulator like HSPICE. For each curve, a value of z and To is obtained by fitting the simulation data to (1 ).
P
2. Task 1 is done repeatedly using different values of C , and z~~ . The resulting z and To data is fitted to ( 3 ) and a value of A. B and C obtained.
The two phases are carried out for each glitch collision. Qualitatively, the results obtained for all gates analyzed are quite similar in the sense that simulation data can be easily fitted to (1) and (3). validating the degradation model. Gates ranging from 1 to 4 inputs have been analyzed. As an example, we present the results for a NAND4 and a NOR4 gates in Table 3 . It can be easily observed in Table 3 how A, B and C are almost independent of the first changing input 0') in type-2 collisions.
signed in a 0.6pm CMOS technology.
In order to compare different types of simulation, we will obtain results using HSPICE and a logic simulator which implements the IDDM and a conventional (without degradation) delay model (CDM). Figure 3 includes the simulation results of the input sequence Ox0,7x7,5xA, Ex6, FxF. It is observed that HSPICE and logic simulation with IDDM results are very similar, while simulation results from CDM shows much more output transitions than the others. This is due to the exclusion of degradation effect, making the glitches generated in the circuit being propagated to the output. In both HSPICE and ID-DM, these glitches are degraded and, finally, rejected from the output.
A very interesting aspect of the results are concerning the switching activity. 
